Hardware - AI Chip Architect

Seoul, South KoreaPosted 2 days ago

Apply on FuriosaAI's career page

CV for this role

Rewrite your CV for what FuriosaAI asks for

Included with Weekly and Monthly. Edit it, then download Word or PDF.

Tailor my CV

Interview practice

Practice for your FuriosaAI interview

5 questions built from this posting. Feedback on every answer.

Included with Weekly and Monthly.

Start practice

What you'd do

Define chip architecture and microarchitecture specifications; own RTL implementation of modules.
Converge design functionality and PPA (power,performance,area) metrics.
Implement designs in RTL using SystemVerilog,optimizing for power,timing,area.

What they want

Master's degree in Electrical Engineering,Computer Science,or equivalent practical experience.
2+ years industry chip design with RTL,synthesis,verification,timing closure.
Depth in microprocessor simulator implementation using C++ or similar languages.

Nice to have

PhD in Electrical Engineering,Computer Science,or equivalent practical experience.
Experience designing hardware accelerators for AI or compute applications.
Deep experience with highly pipelined designs and multi-clock-domain systems.

Seoulstart's read

Visa tier (likely): E-7 specialty / professional (likely)
Korean language: Korean not required
English friendliness: High: JD in English, foreign-friendly signals
Context: Global semiconductor startup in production phase; international team structure and technical specialization likely enable English-primary work even in Seoul.

This is Seoulstart's analysis of the public job description, not the employer's stated policy. Verify visa sponsorship, language requirements, and remote allowances directly with the recruiter.

Original posting from FuriosaAI

About FuriosaAI

FuriosaAI builds high-performance, high-efficiency AI compute for the Inference Era. Founded in 2017 by veteran semiconductor and AI algorithm engineers, Furiosa operates globally with offices in Korea and Silicon Valley, along with a compiler-focused R&D lab in Lisbon.

Our vision is to make AI computing sustainable, enabling access to powerful AI for everyone on Earth. We solve the AI hardware energy and operational cost crisis at the architectural level, rather than through brute force, building the world's first truly AI-native compute platform to unlock the full potential of artificial intelligence for every enterprise.

Key Responsibilities

• Define architecture/microarchitecture specifications. Take ownership of one or more chip modules and implement them in RTL.

• Converge functionality and PPA of the design.

• Implement your designs in RTL (System Verilog or other HDLs) and iterate the design for optimal power, timing, and area.

• Create simple test benches and debug complex logic simulations.

Minimum Qualifications

• Master's degree in Electrical Engineering, Computer Science or equivalent practical experience.

• 2+ years of industry experience in chip design, specializing in RTL design (architecture and implementation), logic synthesis, verification, and timing closure

• Experience in microprocessor simulator implementation in depth with C++ or other high-level languages

• Experience in modeling PPA of the design

• Experience in scripting languages to automate simulation and analysis

Preferred Qualifications

• Ph.D in Electrical Engineering, Computer Science or equivalent practical experience is a plus

• Experience in accelerator design is a plus

• Experience with highly pipelined designs, and with multiple-clock-domain designs.

• Knowledge of machine learning algorithms, compiler, processor design, accelerators, and/or memory hierarchies.

• Experience with Chisel or RISC-V is a plus

Why Join FuriosaAI

The defining bottleneck of the AI era is building the right hardware and software stack to run it at global scale. Furiosa is solving this challenge holistically from the ground up.

With our flagship chip, RNGD, in mass production today and our next-generation platform in development with Broadcom, we are proving that full-stack, tensor-native compute is the future of AI infrastructure. This is a pivotal moment to join our team, right as we accelerate our global expansion.

At Furiosa, you will

Solve AI’s Most Urgent Challenge. Help build the high-performance, energy-efficient inference hardware and software required to fulfill the promise of advanced AI.

Pioneer Full-Stack Co-Design. Work with teams that are architecting solutions from silicon up through the compiler (featuring innovations like Tensor Contraction Language and Virtual ISA) and serving frameworks.

Ship Real-World Silicon, Software, and Solutions. Turn breakthrough technology into commercial deployment. RNGD is in mass production with TSMC and running live enterprise workloads for global leaders like LG AI Research and Samsung SDS.

Partner With the Industry's Best. Collaborate across an elite global ecosystem that includes TSMC, Broadcom, SK Hynix, and GUC.

Do Your Life’s Best Work. Join a brilliant, low-ego, mission-driven team in a high-trust environment that values autonomy, intellectual curiosity, and shared ambition.